This repository contains Verilog HDL implementations of various digital design components, developed as part of structured assignments. Each module is simulation-verified using corresponding ...