Designing FPGA-based accelerators is a difficult and time-consuming task that can be eased by High Level Synthesis Tools. To illustrate, we describe how a C-to-hardware methodology has been used to ...