rv32i-tap-bachelor A scan-testable RISC-V core implementation (instruction decoder and register file) using SystemVerilog Implementation takes directly from the bit-spinner website. This project aims ...