About This project implements a logic design for a 3x3 Rubik’s cube using VHDL in Xilinx Vivado. It simulates computational units (CUs) across the cube's faces, supporting operations like addition, ...