Abstract: This paper mainly describes the design of 8-bit Vedic multiplier and its performance comparison with existing multiplier such as i) Booth multiplier ii) Array multiplier iii) Wallace tree ...

This project implements an 8-bit signed Booth multiplier in Verilog, capable of multiplying two signed integers and producing a 16-bit signed product. It follows Booth's Algorithm for signed binary ...