Abstract: On-chip decoding for address selection is being designed into large- capacity semiconductor memory chips to reduce the number of off-chip interconnections. A combinatorial form of decoding ...