Optimize ASIC test suites using code-coverage analysisMartin Abrahams, TransEDA Ltd, and Stuart Riches, Texas Instruments LtdPerforming code-coverage analysis of HDL code before synthesis saves time ...

For years the process of ASIC and FPGA design and verification debug consisted primarily of comprehending the structure and source code of the design with waveforms showing activity over time, based ...