Abstract: A robustly testable design of static CMOS parity trees is presented. A test set for such a tree that cannot be invalidated in the presence of arbitrary input timing skews and/or circuit ...

Design of CMOS digital integrated circuits, concentrating on device, circuit, and architectural issues. Analysis and design techniques in custom integrated circuit design, standard cells, memory. Use ...