This study explores the feasibility of utilizing a Negative Capacitance Double Gate Tunnel FET (NC-TFET) for energy-efficient digital logic implementations in the sub-threshold regime. A detailed ...