Abstract: This paper presents a parallel binary NOR-gate adder circuit with carry completion detection. The circuit consists of identical one-position adders. The number of NOR gates in the adder ...
Abstract: This paper proposes a methodology for the development of simple arithmetic self-checking circuits using a signed digit representation. In particular, the architecture of an adder is reported ...