1. Multiple interface possibilities exist for connecting an ADC to an FPGA. In double-data-rate (DDR) CMOS, the transmitter transitions data on every clock edge.

The reference design uses about 5% of the FPGA logic to transfer the ADC codes on the serial source synchronous bus to its embedded block RAM memory. Pricing and Availability The interface card, ...