This paper describes the architectural design of RISC based asynchronous microprocessor as an alternative to clocked design. It explores the design of a low power asynchronous CORDIC coprocessor ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback